Figure 6From: 160-fold acceleration of the Smith-Waterman algorithm using a field programmable gate array (FPGA)Speed improvements. Computation speed improvements (in folds) of the three implementations. Black, 64×SCM over pure software; grey, 64×SCM over 1×SCM; white, 1×SCM over pure software.Back to article page