Fig. 4From: Real-time data analysis for medical diagnosis using FPGA-accelerated neural networksStructure of the Buffer Module. The two-stage design enables us to hold values of a previous layer (input vector to Scalar Product) while also storing results of current layer computationsBack to article page