Figure 10From: Cache-Oblivious parallel SIMD Viterbi decoding for sequence search in HMMER Resulting speedup of the proposed COPS implementation over HMMER ViterbiFilter, obtained on the Intel Core i7 (32 KB of L1D cache). Back to article page