Figure 5From: Extending the BEAGLE library to a multi-FPGA platform Hardware architecture of PLF accelerator. Back to article page